Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Predicted instruction execution in parallel processors with reduced per-thread state information including choosing a minimum or maximum of two operands based on a predicate value

Predicted instruction execution in parallel processors with reduced per-thread state information including choosing a minimum or maximum of two operands based on a predicate value

US Patent 10360039 · Granted Jul 23, 2019

Estimated economic value: $362,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network architecture for parallel data stream analysis and modification2025
Network architecture for parallel data stream analysis and modification2022
Network architecture for parallel data stream analysis and modification2022
Instructions for managing a parallel cache hierarchy2019
Systems and methods for voting among parallel threads2018
Execution of divergent threads using a convergence barrier2018
Cache operations and policies for a multi-threaded client2018
Cache operations and policies for a multi-threaded client2018
Cooperative thread array reduction and scan operations2017
Indirect function call instructions in a synchronous parallel thread processor2017
Instructions for managing a parallel cache hierarchy2017
Architecture and instructions for accessing multi-dimensional formatted surface 2016