Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-repair logic for stacked memory architecture

Self-repair logic for stacked memory architecture

US Patent 9136021 · Granted Sep 15, 2015

Estimated economic value: $17,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with physically unclonable function robust to machine learnin2025
Accelerated resource allocation techniques2022
Systems and methods for accessing storage-as-memory2022
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2021
Memory device having error correction function and error correction method for m2021
Memory apparatus and methods with heterogeneous memory array architecture2020
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2020
Apparatus and method for implementing a multi-level memory hierarchy2020
Chaos nanonet device, and chaos nanonet-based PUF security apparatus2020
Write data mask for power reduction2020
Adaptive configuration of non-volatile memory2019
Boundary scan chain for stacked memory2019