Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input space reduction for verification test set generation

Input space reduction for verification test set generation

US Patent 9135376 · Granted Sep 15, 2015

Estimated economic value: $2,051,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System to combat design-time vulnerability2018
Input space reduction for verification test set generation2017
Input space reduction for verification test set generation2017
Input space reduction for verification test set generation2017
System to combat design-time vulnerability2015
Dynamic verification traversal strategies2009
Dynamic verification traversal strategies2009
System verification using one or more automata2007
System verification using one or more automata2007
Resource management during system verification2007
Automaton synchronization during system verification2007
Automaton synchronization during system verification2007