Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a logic transistor and a non-volatile memory (NVM) cell

Method of making a logic transistor and a non-volatile memory (NVM) cell

US Patent 9111865 · Granted Aug 18, 2015

Estimated economic value: $2,452,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Establishing network connections between devices connected by a media connection2025
Nanosheet transistors with reduced source/drain resistance and associated method2025
Systems and methods for rotating a modular home on a trailer2025
Fog lamp2025
Systems and methods for unloading a structure2025
Two hook panel2025
Fog lamp surround2025
Trailer with loading and unloading system2025
Dual mode rotary transducer2025
Vehicle lamp2024
Applique fog lamp2024
Nanosheet device with different gate lengths in same stack2024