Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output delay testing for devices utilizing on-chip delay generation

Input/output delay testing for devices utilizing on-chip delay generation

US Patent 9110134 · Granted Aug 18, 2015

Estimated economic value: $11,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Absorbent articles and methods of manufacturing the same2025
Expandable absorbent core and method of manufacture2025
Disposable hygienic article with means for diagnostic testing2024
Apparatus and method for splicing a web of material2023
Apparatus and method for applying parallel flared elastics to disposable product2023
Absorbent articles and methods of manufacturing the same2023
Coupling inductors in an IC device using interconnecting elements with solder ca2023
Accelerated resource allocation techniques2022
Disposable hygienic article with means for diagnostic testing2022
Systems and methods for accessing storage-as-memory2022
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2021
Compressed test patterns for a field programmable gate array2021