Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tunable stressed polycrystalline silicon on dielectrics in an integrated circuit

Tunable stressed polycrystalline silicon on dielectrics in an integrated circuit

US Patent 9105747 · Granted Aug 11, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Silicon-on-insulator chip having multiple crystal orientations2019
Buried gate transistor2015
Method and apparatus for semiconductor device fabrication using a reconstituted 2015
Transistor level routing2014
Buried gate transistor2014
Method and apparatus for semiconductor device fabrication using a reconstituted 2014
Pads with different width in a scribe line region and method for manufacturing t2014
Lithography systems and methods of manufacturing using thereof2014
Method of forming a pattern of an array of shapes including a blocked region2013
Metrology systems and methods for lithography processes2013
Alignment marks for polarized light lithography and method for use thereof2013
System and method for semiconductor device fabrication using modeling2013