Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reducing inductance in through-die vias of an electronic assembly

Techniques for reducing inductance in through-die vias of an electronic assembly

US Patent 9099475 · Granted Aug 4, 2015

Estimated economic value: $5,976,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Corrective notification to account for delay or error in updating digital rules 2025
Corrective notification to account for delay or error in updating digital rules 2024
Systems and methods for providing a terrain and runway alerting service over a s2022
Memory circuit having concurrent writes and method therefor2020
System for converting a safeguarded free flight onboard battery-powered drone to2019
Resistive non-volatile memory and a method for sensing a memory cell in a resist2019
Optical die test interface with separate voltages for adjacent electrodes2019
Optical die test interface with separate voltages for adjacent electrodes2019
Optical die test interface with separate voltages for adjacent electrodes2019
Resistive non-volatile memory and a method for sensing a memory cell in a resist2019
Defective die replacement in a die stack2019
Defective die replacement in a die stack2019