Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for semiconductor wafer fabrication utilizing a cleaning substrate

Method for semiconductor wafer fabrication utilizing a cleaning substrate

US Patent 9093481 · Granted Jul 28, 2015

Estimated economic value: $933,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Assist cuts disposed in dummy lines to improve metal signal cuts in active lines2018
Methods of design rule checking of circuit designs2017
Methods of generating circuit layouts that are to be manufactured using SADP rou2017
Pellicle with aerogel support frame2017
Self-aligned double patterning process for metal routing2017
Middle of-line architecture for dense library layout using M0 hand-shake2016
MOL architecture enabling ultra-regular cross couple2016
Mask-aware routing and resulting device2016
Methods of patterning line-type features using a multiple patterning process tha2016
Method for off-grid routing structures utilizing self aligned double patterning 2015
Methods of generating circuit layouts that are to be manufactured using SADP tec2015
Methods of generating circuit layouts that are to be manufactured using SADP rou2015