Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Opcode space minimizing architecture utilizing a least significant portion of an instruction address as upper register address bits

Opcode space minimizing architecture utilizing a least significant portion of an instruction address as upper register address bits

US Patent 9075599 · Granted Jul 7, 2015

Estimated economic value: $5,899,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interfacing with superconducting circuitry2024
Unified translation miss queue for multiple address translation modes2023
Sleeping and waking-up address translation that conflicts with translation level2023
Power optimized prefetching in set-associative translation lookaside buffer stru2023
Determining page size via page table cache2022
Promotion of ERAT cache entries2022
Test and characterization of ring in superconducting domain through built-in sel2022
Superconducting circuit with virtual timing elements and related methods2021
Instruction predication using unused datapath facilities2020
Instruction predication using unused datapath facilities2020
Reducing translation latency within a memory management unit using external cach2020
No miss cache structure for real-time image transformations with multiple LSR pr2020