Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture for VBUS pulsing in UDSM processes

Architecture for VBUS pulsing in UDSM processes

US Patent 9065430 · Granted Jun 23, 2015

Estimated economic value: $18,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transceiver devices with transmitter and receiver frequency control2025
Variable reference clock signal for data transmission between PHY layer and MAC 2025
Driver system for reducing common mode noise due to mismatches in differential s2024
Network physical layer transceiver with single event effect detection and respon2023
Voltage tolerant oscillator with enhanced RF immunity performance2023
Structures and methods for adjusting a reference clock based on data transmissio2023
Interleaving ADC error correction methods for Ethernet PHY2022
Signal powered energy detect and wakeup system2022
Integrated ESD event sense detector2022
Low voltage feedforward current assist ethernet line driver2022
Voltage tolerant oscillator with enhanced RF immunity performance2021
Line driver circuit2021