Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaving ADC error correction methods for Ethernet PHY

Interleaving ADC error correction methods for Ethernet PHY

US Patent 11374601 · Granted Jun 28, 2022

Estimated economic value: $26,335,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital predistortion calibration2025
Methods and apparatus to synchronize signals in energy efficient ethernet protoc2025
Methods and apparatus to synchronize signals in energy efficient ethernet protoc2025
Receiver synchronization2025
Receiver synchronization2025
Variable reference clock signal for data transmission between PHY layer and MAC 2025
Driver system for reducing common mode noise due to mismatches in differential s2024
Symbol and timing recovery apparatus and related methods2024
Symbol and timing recovery apparatus and related methods2024
Digital predistortion calibration2024
DFE implementation for wireline applications2024
DFE implementation for wireline applications2024