Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology of forming CMOS gates on the secondary axis using double-patterning technique

Methodology of forming CMOS gates on the secondary axis using double-patterning technique

US Patent 9054214 · Granted Jun 9, 2015

Estimated economic value: $10,012,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits having dielectric layers including an anti-reflective coatin2024
Methods for etching metal interconnect layers2023
IC with matched thin film resistors2022
Integrated circuits having dielectric layers including an anti-reflective coatin2021
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
Method of fabricating transistors, including ambient oxidizing after etchings in2020
SRAM cell with T-shaped contact2019
SRAM cell with T-shaped contact2018
Metal on elongated contacts2018
Elongated contacts using litho-freeze-litho-etch process2018
Dummy gate placement methodology to enhance integrated circuit performance2018