Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Utilization-aware low-overhead link-width modulation for power reduction in interconnects

Utilization-aware low-overhead link-width modulation for power reduction in interconnects

US Patent 9053244 · Granted Jun 9, 2015

Estimated economic value: $16,785,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, apparatus and methods for performing shared memory operations2025
Register interface for computer processor2025
Configuration of base clock frequency of processor based on usage parameters2025
Configuration of base clock frequency of processor based on usage parameters2025
Sharing memory and I/O services between nodes2025
Implied directory state updates2025
Technology to measure latency in hardware with fine-grained transactional filtra2025
System, apparatus and methods for direct data reads from memory2025
Current control for a multicore processor2025
Current control for a multicore processor2025
Performance level control in a data processing apparatus2025
Hardware-assisted core frequency and voltage scaling in a poll mode idle loop2025