Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tagging in memory control unit (MCU)

Tagging in memory control unit (MCU)

US Patent 9037811 · Granted May 19, 2015

Estimated economic value: $4,677,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically allocating memory controller resources for extended prefetching2024
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
System coherency protocol2024
Preemptive tracking of remote requests for decentralized hot cache line fairness2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023
Refresh-hiding memory system staggered refresh2022
Cache array macro micro-masking2022
Low latency availability in degraded redundant array of independent memory2021
Efficient eviction of whole set associated cache or selected range of addresses2021
Multilevel cache eviction management2021