Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for testing integrated circuits by determining the solid timing window

System and method for testing integrated circuits by determining the solid timing window

US Patent 9003256 · Granted Apr 7, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for enhancing search precision with multi-level passage rankin2025
Apparatus and method for optimized search results using document and passage-lev2025
Method and system for detecting memory error, and device2025
Composite coating layer for ceramic matrix composite substrate2024
System and method for verifying and analyzing memory for high performance comput2024
System and method for verifying and analyzing memory for high performance comput2024
System and method of automated burn-in testing on integrated circuit devices2021
Removing coatings from ceramic matrix composite substrates2021
Low porosity abradable coating2020
Impurity barrier layer for ceramic matrix composite substrate2020
Multilayer environmental barrier coating2020
User equipment in mobile communication system and control method thereof2018