Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compact low-power fully digital CMOS clock generation apparatus for high-speed SerDes

Compact low-power fully digital CMOS clock generation apparatus for high-speed SerDes

US Patent 9001869 · Granted Apr 7, 2015

Estimated economic value: $4,536,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digitally controlled delay line gain calibration using error injection2025
Multi-stage digitally controlled delay line linearity enhancing by redundancy an2025
Integrated transimpedance amplifier with a digital signal processor for high-spe2025
Gain calibration of digitally controlled delay line2025
Digital phase-locked loop and related merged duty cycle calibration scheme for f2025
Synchronization of devices with a gapped reference clock2025
Systems and methods for quadrature delay clock generation2025
Systems and methods for quadrature delay clock generation2025
Apparatus and method for optimum loop gain calibration for clock data recovery a2025
Systems for and methods of fractional frequency division2025
Configurable prime number divider using multi-phase clocks2024
Configurable prime number divider using multi-phase clocks2024