Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Code section optimization by removing memory barrier instruction and enclosing within a transaction that employs hardware transaction memory

Code section optimization by removing memory barrier instruction and enclosing within a transaction that employs hardware transaction memory

US Patent 8972704 · Granted Mar 3, 2015

Estimated economic value: $3,627,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing a programmable cache control mapping table in a system level cache2025
Managing a system level cache2025
Digital asset platform with HSM verification2025
Memoizing machine-learning pre-processing and feature engineering2024
Binary translation using raw binary code with compiler produced metadata2024
Transactional lock elision with delayed lock checking2023
Memory access request for a memory protocol2023
Streamlining data processing optimizations for machine learning workloads2023
Method and apparatus for front end gather/scatter memory coalescing2023
Method and apparatus for back end gather/scatter memory coalescing2023
Method, apparatus, and system for memory bandwidth aware data prefetching2023
Managing prefetch requests based on stream information for previously recognized2022