Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency two-level interrupt controller interface to multi-threaded processor

Low latency two-level interrupt controller interface to multi-threaded processor

US Patent 8972642 · Granted Mar 3, 2015

Estimated economic value: $7,626,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing loop cache instances among multiple threads in processor devices2025
Single instruction multiple data (SIMD) sparse decompression with variable densi2025
Variable quantization for neural networks2025
Memory-bound scheduling2024
Machine learning with input data domain transformation2023
Constraining function approximation hardware integrated with fixed-point to floa2023
System and method of VLIW instruction processing using reduced-width VLIW proces2023
Techniques for instruction perturbation for improved device security2023
System and method of loading and replication of sub-vector values2022
Dynamic load balancing of hardware threads in clustered processor cores using sh2021
Multifunctional gypsum-based mortar and method of making same2021
Lifting table2021