Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SRAM bit-line and write assist apparatus and method for lowering dynamic power and peak current, and a dual input level-shifter

SRAM bit-line and write assist apparatus and method for lowering dynamic power and peak current, and a dual input level-shifter

US Patent 8971097 · Granted Mar 3, 2015

Estimated economic value: $18,773,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning model scaling system with energy efficient network data transfe2025
Framework for optimization of machine learning architectures2025
Area-efficient scalable memory read-data multiplexing and latching2024
Area-efficient scalable memory read-data multiplexing and latching2023
Area-efficient scalable memory read-data multiplexing and latching2021
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2018
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2018
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2018
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2018
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2017
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2017
SRAM bit-line and write assist apparatus and method for lowering dynamic power a2015