Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level package resistance monitor scheme

Wafer level package resistance monitor scheme

US Patent 8957694 · Granted Feb 17, 2015

Estimated economic value: $5,270,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High bandwidth die to die interconnect with package area reduction2025
High bandwidth die to die interconnect with package area reduction2025
Wafer reconstitution and die-stitching2025
High density interconnection using fanout interposer chiplet2025
High density interconnection using fanout interposer chiplet2025
Structure and method for sealing a silicon IC2025
Multiple chip module trenched lid and low coefficient of thermal expansion stiff2025
High density 3D interconnect configuration2024
Very fine pitch and wiring density organic side by side chiplet integration2024
Selectable monolithic or external scalable die-to-die interconnection system met2024
Structure and method for fabricating a computing system with an integrated volta2024
Structure and method for fabricating a computing system with an integrated volta2024