Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test design optimizer for configurable scan architectures

Test design optimizer for configurable scan architectures

US Patent 8954918 · Granted Feb 10, 2015

Estimated economic value: $10,739,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secondary side controlled flyback converter with accurate feed-forward sensing2025
Integrated voltage regulator with integrated air-core inductor2024
Hybrid architecture for DC-DC conversion2023
Block-based anomaly detection2023
Coupled inductor structures utilizing magnetic films2022
Layout-aware test pattern generation and fault detection2022
Automatically generated schematics and visualization2020
Mapping physical shift failures to scan cells for detecting physical faults in i2020
Command coverage analyzer2019
Command coverage analyzer2019
Layout-aware test pattern generation and fault detection2019
Scheme for masking output of scan chains in test circuit2019