Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error detection and correction scheme for a memory device

Error detection and correction scheme for a memory device

US Patent 8954818 · Granted Feb 10, 2015

Estimated economic value: $7,791,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layout for dual in-line memory to support 128-byte cache line processor2025
Techniques for managed NAND translation with embedded memory systems2024
Stopping criteria for layered iterative error correction2022
Stopping criteria for layered iterative error correction2021
Memory devices having differently configured blocks of memory cells2021
Memory devices having differently configured blocks of memory cells2021
Dual-sided memory module with channels aligned in opposition2020
State change in systems having devices coupled in a chained configuration2020
Chained bus memory device2020
Memory devices having differently configured blocks of memory cells2019
Dual-sided memory module with channels aligned in opposition2019
Stopping criteria for layered iterative error correction2019