Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chained bus memory device

Chained bus memory device

US Patent 10664411 · Granted May 26, 2020

Estimated economic value: $16,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Command queuing2025
Layout for dual in-line memory to support 128-byte cache line processor2025
Command queuing2024
Memory devices having special mode access2023
Command queuing2022
Stopping criteria for layered iterative error correction2022
Stopping criteria for layered iterative error correction2021
Memory devices having special mode access2021
Memory devices having differently configured blocks of memory cells2021
Memory devices having differently configured blocks of memory cells2021
Command queuing2021
Dual-sided memory module with channels aligned in opposition2020