Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Layout determining for wide wire on-chip interconnect lines

US Patent 8943456 · Granted Jan 27, 2015

Estimated economic value: $4,313,000

Assignee

Inventors

View full patent text on Google Patents →