Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method of high-performance extremely thin silicon on insulator complementary metal—oxide—semiconductor transistors with dual stress buried insulators

Structure and method of high-performance extremely thin silicon on insulator complementary metal—oxide—semiconductor transistors with dual stress buried insulators

US Patent 8927364 · Granted Jan 6, 2015

Estimated economic value: $2,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-VT solution for replacement metal gate bonded stacked FET2025
Electronic device, rotating shaft, laminated composite material, and method for 2025
Electronic devices with a low dielectric constant2025
Upper and lower gate configurations of monolithic stacked FinFET transistors2025
Gate-cut and separation techniques for enabling independent gate control of stac2025
Reduced parasitic capacitance semiconductor device containing at least one local2025
Vertically-stacked field effect transistor cell2025
Stacked FETS with non-shared work function metals2025
Semiconductor device having a backside power rail2025
Backside power rails and power distribution network for density scaling2025
Metal gate boundary for transistor scaling2024
Self-aligned hybrid substrate stacked gate-all-around transistors2024