Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › M/A for performing automatic latency optimization on system designs for implementation on programmable hardware

M/A for performing automatic latency optimization on system designs for implementation on programmable hardware

US Patent 8918748 · Granted Dec 23, 2014

Estimated economic value: $13,740,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtual logistical network overlay for physical logistical network2021
Method and apparatus for implementing configurable streaming networks2021
Method and apparatus for implementing layers on a convolutional neural network a2021
Method and apparatus for relocating design modules while preserving timing closu2021
Method and apparatus for designing and implementing a convolution neural net acc2020
Method and apparatus for performing register retiming in the presence of false p2020
Method and apparatus for implementing layers on a convolutional neural network a2020
Method and apparatus for implementing configurable streaming networks2020
M/A for compiling parallel program having barrier synchronization for programmab2020
Method and apparatus for relocating design modules while preserving timing closu2019
Incremental register retiming of an integrated circuit design2019
Configuring a programmable device using high-level language2019