Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating integrated circuits with patterned thermal adjustment layers for design optimization

Method for fabricating integrated circuits with patterned thermal adjustment layers for design optimization

US Patent 8912104 · Granted Dec 16, 2014

Estimated economic value: $7,306,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Noise attenuation panel2023
Methods and circuitry for programming non-volatile resistive switches using vari2020
Manufacture of interconnects for integration of multiple integrated circuits2020
Integrated circuits with programmable non-volatile resistive switch elements2019
Integrated circuits with complementary non-volatile resistive memory elements2019
Integrated circuits with programmable non-volatile resistive switch elements2018
Methods and apparatuses for optimizing power and functionality in transistors2018
High-speed serial data signal receiver circuitry2018
High-speed serial data signal receiver circuitry2017
Strain-enhanced transistors with adjustable layouts2017
Strain-enhanced transistors with adjustable layouts2017
Integrated circuit and a method to optimize strain inducing composites2016