Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double verify method in multi-pass programming to suppress read noise

Double verify method in multi-pass programming to suppress read noise

US Patent 8908441 · Granted Dec 9, 2014

Estimated economic value: $14,619,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Dual-way sensing scheme for better neighboring word-line interference2025
Memory device including composite metal oxide semiconductor channels and methods2025
Open block read ICC reduction2025
Dynamic 1-tier scan for high performance 3D NAND2025
High performance verify techniques in a memory device2025
Non-volatile memory with erase depth detection and adaptive adjustment to progra2025
Bonded assembly including interconnect-level bonding pads and methods of forming2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Apparatus and method for detecting neighbor plane erase failures2025
Data retention-specific refresh read2025