Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Feedback for delay lock loop

Feedback for delay lock loop

US Patent 8901977 · Granted Dec 2, 2014

Estimated economic value: $2,454,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock buffer inductor2024
Clock skew calibration for time interleaved ADCS2023
Linear variable gain amplifier2018
Interleaved successive approximation register analog to digital converter2018
Linear variable gain amplifier2017
High frequency delay lock loop systems2017
CMOS interpolator for a serializer/deserializer communication application2017
CMOS interpolator for a serializer/deserializer communication application2017
Interleaved successive approximation register analog to digital converter2017
High frequency delay lock loop systems2016
CMOS interpolator for a serializer/deserializer communication application2015
Voltage regulator for a serializer/deserializer communication application2015