Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS interpolator for a serializer/deserializer communication application

CMOS interpolator for a serializer/deserializer communication application

US Patent 9203605 · Granted Dec 1, 2015

Estimated economic value: $12,255,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read clock start and stop for synchronous memories2025
Read clock start and stop for synchronous memories2025
Flipped voltage follower low-dropout regulator with frequency compensation2025
Efficient and low power reference voltage mixing2025
Read clock start and stop for synchronous memories2025
Estimation of B0 inhomogeneities for improved acquisition and/or reconstruction 2025
Error pin training with graphics DDR memory2024
Clock buffer inductor2024
Noise mitigation in single-ended links2024
Multi-level signal reception2024
Single calibration temperature based temperature sensing with differential signa2024
Lookup table optimization for high speed transmit feed-forward equalization link2024