Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interleaved successive approximation register analog to digital converter

Interleaved successive approximation register analog to digital converter

US Patent 9866231 · Granted Jan 9, 2018

Estimated economic value: $4,657,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read clock start and stop for synchronous memories2025
AI accelerator apparatus using full mesh connectivity chiplet devices for transf2025
Optical transmitter with encoder encoding processed data including concatenating2025
Circuit for multi-path interference mitigation in an optical communication syste2025
Wireline transceiver with internal and external clock generation2025
Read clock start and stop for synchronous memories2025
Flipped voltage follower low-dropout regulator with frequency compensation2025
Efficient and low power reference voltage mixing2025
Read clock start and stop for synchronous memories2025
Estimation of B0 inhomogeneities for improved acquisition and/or reconstruction 2025
Network transceiver with clock sharing between dies2025
Methods and systems for data transmission2024