Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for designing intergrated circuits with automatically synthesized clock distribution networks

Methods for designing intergrated circuits with automatically synthesized clock distribution networks

US Patent 8887110 · Granted Nov 11, 2014

Estimated economic value: $7,078,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using a multi-task-trained neural network to guide interaction with a query-proc2024
Inter-document attention mechanism2024
Editing files using a pattern-completion engine implemented using a machine-trai2024
Using a multi-task-trained neural network to guide interaction with a query-proc2023
Inter-document attention mechanism2022
Intent encoder trained using search logs2021
Computer-implemented generation and utilization of a universal encoder component2021
Control of automated tasks executed over search engine results2020
Transfer station for transferring bristle filaments2019
Network stochastic cross-layer optimization for meeting traffic flow availabilit2017
Parallelized network traffic flow availability simulation using stochastic proce2017
Tufting tool and brush making machine2017