Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Recovery method for poor yield at integrated circuit die panelization

Recovery method for poor yield at integrated circuit die panelization

US Patent 8877523 · Granted Nov 4, 2014

Estimated economic value: $6,591,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable stitch chaining of die-level interconnects for reliability testing2019
Matrix lid heatspreader for flip chip package2017
Matrix lid heatspreader for flip chip package2015
Method for singulating electronic components from a substrate2015
Warp compensated electronic assemblies2015
Methods and structures for reducing stress on die assembly2015
Warp compensated package and method2014
Fused buss for plating features on a semiconductor die2013
Fused buss for plating features on a semiconductor die2013
Method of forming a packaged semiconductor device2012
Circuit device with at least partial packaging and method for forming2011
Method for controlling warpage in redistributed chip packaging panels2011