Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device having buried bit line and vertical transistor and fabrication method thereof

Memory device having buried bit line and vertical transistor and fabrication method thereof

US Patent 8865550 · Granted Oct 21, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and method for manufacturing semiconductor structure2025
Semiconductor structure and method of making the same2025
Multi-chip packages and methods of forming the same2025
Methods and systems for improving surface mount joinder2025
Semiconductor structure having silicide layer disposed on sidewalls of the bitli2025
Semiconductor structure and method for fabricating semiconductor structure2025
Network communication device with antenna frame2025
Semiconductor structure and fabrication method thereof2025
Semiconductor structure with interconnects and method for preparing same2025
Integrated circuit test method and structure thereof2025
Integrated fan-out package, package-on-package structure, and manufacturing meth2025
Semiconductor package with dual sides of metal routing2024