Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for in-situ passivation of silicon-on-insulator wafers

Methods for in-situ passivation of silicon-on-insulator wafers

US Patent 8859393 · Granted Oct 14, 2014

Estimated economic value: $2,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High resistivity semiconductor-on-insulator wafer and a method of manufacture2023
Semiconductor on insulator structure comprising a buried high resistivity layer2022
High resistivity silicon-on-insulator structure and method of manufacture thereo2021
High resistivity semiconductor-on-insulator wafer and a method of manufacturing2021
Semiconductor on insulator structure comprising a buried high resistivity layer2020
High resistivity semiconductor-on-insulator wafer and a method of manufacturing2019
High resistivity silicon-on-insulator substrate comprising a charge trapping lay2019
High resistivity silicon-on-insulator structure and method of manufacture thereo2019
Method of manufacturing high resistivity semiconductor-on-insulator wafers with 2019
Method of manufacturing high resistivity semiconductor-on-insulator wafers with 2019
Methods for preparing layered semiconductor structures2018
Systems and methods for manufacturing diamond coated wires2018