Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan compression architecture with bypassable scan chains for low test mode power

Scan compression architecture with bypassable scan chains for low test mode power

US Patent 8856601 · Granted Oct 7, 2014

Estimated economic value: $8,794,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for device health check and monitoring using a security applia2025
Identifying defect sensitive codes for testing devices with input or output code2025
Tests for integrated circuit (IC) chips2024
Compressed scan chain diagnosis by internal chain observation, processes, circui2024
Providing a different configuration of added functionality for each of the stage2023
Compressed scan chain diagnosis by internal chain observation, processes, circui2023
Pre/post deployment customization2022
Testing of integrated circuits during at-speed mode of operation2022
Testing of integrated circuits during at-speed mode of operation2022
Methods of testing multiple dies2022
Functional circuitry, decompressor circuitry, scan circuitry, masking circuitry,2021
Dynamically protective scan data control2020