Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system incorporating a circuit to generate a delay signal and an associated method of operating a memory system

Memory system incorporating a circuit to generate a delay signal and an associated method of operating a memory system

US Patent 8848414 · Granted Sep 30, 2014

Estimated economic value: $5,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-port memory architecture for a systolic array2023
Multi-sense amplifier based access to a single port of a memory cell2023
Customer-transparent logic redundancy for improved yield2022
High-density high-bandwidth static random access memory (SRAM) with phase shifte2021
Sensing circuits for charge trap transistors2021
Hermetic barrier for semiconductor device2021
Multiple sense amplifier and data path-based pseudo dual port SRAM2021
Parallel-prefix adder and method2021
Ternary content addressable memory2021
Multi-port high performance memory2021
Customer-transparent logic redundancy for improved yield2021
Memory built-in self test error correcting code (MBIST ECC) for low voltage memo2021