{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Bumpless build-up layer package warpage reduction", "item": "https://www.patentleaderboard.com/patent/8848380"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bumpless build-up layer package warpage reduction

Bumpless build-up layer package warpage reduction

US Patent 8848380 · Granted Sep 30, 2014

Estimated economic value: $16,330,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Printed heat spreader structures and methods of providing same2024
Varied ball ball-grid-array (BGA) packages2024
Mechanical failure monitoring, detection, and classification in electronic assem2022
Die back side structures for warpage control2022
Packaged semiconductor die with bumpless die-package interface for bumpless buil2021
Electronic package that includes lamination layer2021
Integrated circuit packages with patterned protective material2021
Membrane test for mechanical testing of stretchable electronics2020
Systems, methods, and apparatuses for implementing a thermal solution for 3D pac2020
Thermal head with a thermal barrier for integrated circuit die processing2019
Systems, methods, and apparatuses for implementing an organic stiffener with an 2019
Method of forming an interference shield on a substrate2019