Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single event transient and upset mitigation for silicon-on-insulator CMOS technology

Single event transient and upset mitigation for silicon-on-insulator CMOS technology

US Patent 8847621 · Granted Sep 30, 2014

Estimated economic value: $21,327,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radiation induced error detection in solid-state devices2025
Radiation hardened flip-flop circuit for mitigating single event transients2023
Radiation hardened flip-flop circuit for mitigating single event transients2023
Direct measurement test structures for measuring static random access memory sta2021
Complementary self-limiting logic2020
Structure and method to ensure correct operation of an integrated circuit in the2015
In-line stacking of transistors for soft error rate hardening2015
Filtered radiation hardened flip flop with reduced power consumption2015
Filtered radiation hardened flip flop with reduced power consumption2015
Interleaved transient filter2014
Interleaved transient filter2014
Array of alpha particle sensors2014