Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-line stacking of transistors for soft error rate hardening

In-line stacking of transistors for soft error rate hardening

US Patent 9165917 · Granted Oct 20, 2015

Estimated economic value: $1,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radiation induced error detection in solid-state devices2025
Resolving dataset corruption of transferred datasets using programming language-2025
Systems and methods for generating data transfers using programming language-agn2024
Systems and methods for generating data transfers using programming language-agn2023
Radiation hardened flip-flop circuit for mitigating single event transients2023
Detecting and removing bias in subjective judging2022
Pattern recognition for proactive treatment of non-contiguous growing defects2021
Direct measurement test structures for measuring static random access memory sta2021
Thermal availability based instruction assignment for execution2018
Authenticating features of virtual server system2018
End-to end protection for shrouded virtual servers2018
Authenticating features of virtual server system2018