Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for managing page crossing instructions with different cacheability

Methods and apparatus for managing page crossing instructions with different cacheability

US Patent 8819342 · Granted Aug 26, 2014

Estimated economic value: $8,532,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Accelerating fetch target queue (FTQ) processing in a processor2025
Methods and circuitry for efficient management of local branch history registers2025
Efficiently replacing software breakpoint instructions in processor-based device2024
Selectively updating branch predictors for loops executed from loop buffers in a2024
Providing extended branch target buffer (BTB) entries for storing trunk branch m2024
Obsoleting values stored in registers in a processor based on processing obsoles2023
Obsoleting values stored in registers in a processor based on processing obsoles2023
Performing branch predictor training using probabilistic counter updates in a pr2023
Methods and circuitry for efficient management of local branch history registers2023
Delivering immediate values by using program counter (PC)-relative load instruct2023
Reusing fetched, flushed instructions after an instruction pipeline flush in res2023
Combining load or store instructions2023