Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate modeling for semiconductor fabrication process effects

Gate modeling for semiconductor fabrication process effects

US Patent 8813017 · Granted Aug 19, 2014

Estimated economic value: $5,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical fill in a design layout2018
Analysis optimizer2014
Analysis optimizer2013
Analysis optimizer2011
Gate modeling for semiconductor fabrication process effects2011
Gate modeling for semiconductor fabrication process effects2011
Interconnection modeling for semiconductor fabrication process effects2011
Interconnection modeling for semiconductor fabrication process effects2011
Gate modeling for semiconductor fabrication process effects2009
Gate modeling for semiconductor fabrication process effects2009
Trace design to minimize electromigration damage to solder bumps2007
Routing design to minimize electromigration damage to solder bumps2007