Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate modeling for semiconductor fabrication process effects

Gate modeling for semiconductor fabrication process effects

US Patent 7577932 · Granted Aug 18, 2009

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical fill in a design layout2018
Analysis optimizer2014
Gate modeling for semiconductor fabrication process effects2014
Gate modeling for semiconductor fabrication process effects2014
Analysis optimizer2013
Analysis optimizer2011
Gate modeling for semiconductor fabrication process effects2011
Gate modeling for semiconductor fabrication process effects2011
Interconnection modeling for semiconductor fabrication process effects2011
Interconnection modeling for semiconductor fabrication process effects2011
Trace design to minimize electromigration damage to solder bumps2007
Routing design to minimize electromigration damage to solder bumps2007