Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Heterogeneous high-speed serial interface system with phase-locked loop architecture and clock distribution system

Heterogeneous high-speed serial interface system with phase-locked loop architecture and clock distribution system

US Patent 8812755 · Granted Aug 19, 2014

Estimated economic value: $4,747,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Voltage cutoff system2025
Tagged memory operated at lower VMIN in error tolerant system2025
Systems and methods for managing diverse batteries2025
Neural network hardware accelerator circuit with requantization circuits2025
Supply station and method capable of charging electricity and filling with hydro2025
Arithmetic unit for deep learning acceleration2025
System and method for CO2 capture from a fleet of CO2 producing assets2024
Controller and method for balancing discharge or charge of battery packs in ener2024
Battery management unit to determine updated SOC and energy reading, energy stor2024
Deep convolutional network heterogeneous architecture2024
System and method for producing power and/or chemicals from coal2024
Systems and methods for utilizing RFID technology to facilitate a gaming system2024