Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of adjusting the threshold voltage of a transistor by a buried trapping layer

Method of adjusting the threshold voltage of a transistor by a buried trapping layer

US Patent 8809964 · Granted Aug 19, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure comprising a buried porous layer for RF applications2024
Image sensor formed in sequential 3D technology2024
Device comprising wrap-gate transistors and method of manufacturing such a devic2024
RF substrate structure and method of production2023
Method of fabricating a semiconductor substrate having a stressed semiconductor 2023
Transistor comprising a channel placed under shear strain and fabrication proces2023
Resistive 3D memory2023
Method for manufacturing a microelectronic device2023
3D memory and manufacturing process2022
Manufacturing process of an RF-SOI trapping layer substrate resulting from a cry2022
Electronic device including at least one nano-object2022
3D circuit provided with mesa isolation for the ground plane zone2021