Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power down of execution units for issued instruction accumulation when issue rate of instructions falls below threshold and at least two are independent

Power down of execution units for issued instruction accumulation when issue rate of instructions falls below threshold and at least two are independent

US Patent 8806253 · Granted Aug 12, 2014

Estimated economic value: $3,643,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware-based implementation of secure hash algorithms2025
True complement dynamic circuit and method for combining binary data2024
Instruction handling for accumulation of register results in a microprocessor2023
On-the-fly adjustment of issue-write back latency to avoid write back collisions2023
Erasing a partition of an SRAM array with hardware support2023
Qubit tuning by magnetic fields in superconductors2022
Method to determine the oldest instruction in an instruction queue of a processo2021
Thread-based organization of slice target register file entry in a microprocesso2021
Dynamic fusion based on operand size2021
Instruction handling for accumulation of register results in a microprocessor2021
Banked slice-target register file for wide dataflow execution in a microprocesso2021
Digital logic circuit for deterring race violations at an array test control bou2021