Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware architecture and scheduling for high performance and low resource solution for QR decomposition

Hardware architecture and scheduling for high performance and low resource solution for QR decomposition

US Patent 8782115 · Granted Jul 15, 2014

Estimated economic value: $12,620,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for predictive scheduling and rate limiting2022
Systems and methods for predictive scheduling and rate limiting2020
SDRAM memory organization and efficient access2016
Systems and methods for interfacing between hard logic and soft logic in a hybri2015
Downlink subchannelization module2014
Systems and methods for interfacing between hard logic and soft logic in a hybri2014
Ranging code detection2013
Solving linear matrices in an integrated circuit device2013
Hardware architecture and scheduling for high performance solution to cholesky d2012
Ranging code detection2012
Peak windowing for crest factor reduction2011
Downlink subchannelization module2011