Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware architecture and scheduling for high performance solution to cholesky decomposition

Hardware architecture and scheduling for high performance solution to cholesky decomposition

US Patent 8307021 · Granted Nov 6, 2012

Estimated economic value: $22,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple mode arithmetic circuit2025
Cascade communications between FPGA tiles2024
Fused memory and arithmetic circuit2024
Multiple mode arithmetic circuit2024
Cascade communications between FPGA tiles2023
Multiple mode arithmetic circuit2023
Systems and methods for predictive scheduling and rate limiting2022
Cascade communications between FPGA tiles2022
Multiple mode arithmetic circuit2022
Systems and methods for predictive scheduling and rate limiting2020
Fused memory and arithmetic circuit2020
Methods and apparatus for matrix decompositions in programmable logic devices2016