Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for scrubbing accumulated disturb data errors in an array of SMT MRAM memory cells including rewriting reference bits

Method and apparatus for scrubbing accumulated disturb data errors in an array of SMT MRAM memory cells including rewriting reference bits

US Patent 8775865 · Granted Jul 8, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Massively independent testers system2024
Hair cutting device adapted for cutting one's own hair2022
Method and apparatus for scrubbing accumulated data errors from a memory system2015
Shared bit line SMT MRAM array with shunting transistors between bit lines2014
Shared bit line SMT MRAM array with shunting transistors between bit lines2013
Shared bit line SMT MRAM array with shunting transistors between bit lines2013
Shared bit line SMT MRAM array with shunting transistors between bit lines2013
Shared bit line SMT MRAM array with shunting transistors between the bit lines2013
Read disturb free SMT MRAM reference cell circuit2012
Boosted gate voltage programming for spin-torque MRAM array2012
Gate drive voltage boost schemes for memory array2011
Magnetic memory capable of minimizing gate voltage stress in unselected memory c2011