Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Inline method to monitor ONO stack quality

Inline method to monitor ONO stack quality

US Patent 8772059 · Granted Jul 8, 2014

Estimated economic value: $1,210,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile charge trap memory device having a high dielectric constant blocking2025
ONON sidewall structure for memory device and method for making the same2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Method of forming oxide-nitride-oxide stack of non-volatile memory and integrati2025
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Method of ono integration into logic CMOS flow2024
ONON sidewall structure for memory device and method for making the same2024
Memory transistor with multiple charge storing layers and a high work function g2024
ONON sidewall structure for memory device and methods of making the same2023
Silicon-oxide-nitride-oxide-silicon multi-level non-volatile memory device and m2023
Oxide-nitride-oxide stack having multiple oxynitride layers2023